logo
Product categories

EbookNice.com

Most ebook files are in PDF format, so you can easily read them using various software such as Foxit Reader or directly on the Google Chrome browser.
Some ebook files are released by publishers in other formats such as .awz, .mobi, .epub, .fb2, etc. You may need to install specific software to read these formats on mobile/PC, such as Calibre.

Please read the tutorial at this link.  https://ebooknice.com/page/post?id=faq


We offer FREE conversion to the popular formats you request; however, this may take some time. Therefore, right after payment, please email us, and we will try to provide the service as quickly as possible.


For some exceptional file formats or broken links (if any), please refrain from opening any disputes. Instead, email us first, and we will try to assist within a maximum of 6 hours.

EbookNice Team

(Ebook) Transient-Induced Latchup in CMOS Integrated Circuits by Ming-Dou Ker, Sheng-Fu Hsu ISBN 9780470824078, 0470824077

  • SKU: EBN-1899210
Zoomable Image
$ 32 $ 40 (-20%)

Status:

Available

4.5

34 reviews
Instant download (eBook) Transient-Induced Latchup in CMOS Integrated Circuits after payment.
Authors:Ming-Dou Ker, Sheng-Fu Hsu
Pages:320 pages.
Year:2009
Editon:1
Publisher:Wiley-IEEE Press
Language:english
File Size:12.95 MB
Format:pdf
ISBNS:9780470824078, 0470824077
Categories: Ebooks

Product desciption

(Ebook) Transient-Induced Latchup in CMOS Integrated Circuits by Ming-Dou Ker, Sheng-Fu Hsu ISBN 9780470824078, 0470824077

The book all semiconductor device engineers must read to gain a practical feel for latchup-induced failure to produce lower-cost and higher-density chips.Transient-Induced Latchup in CMOS Integrated Circuits  equips the practicing engineer with all the tools needed to address this regularly occurring problem while becoming more proficient at IC layout. Ker and Hsu introduce the phenomenon and basic physical mechanism of latchup, explaining the critical issues that have resurfaced for CMOS technologies. Once readers can gain an understanding of the standard practices for TLU, Ker and Hsu discuss the physical mechanism of TLU under a system-level ESD test, while introducing an efficient component-level TLU measurement setup. The authors then present experimental methodologies to extract safe and area-efficient compact layout rules for latchup prevention, including layout rules for I/O cells, internal circuits, and between I/O and internal circuits. The book concludes with an appendix giving a practical example of extracting layout rules and guidelines for latchup prevention in a 0.18-micrometer 1.8V/3.3V silicided CMOS process.Presents real cases and solutions that occur in commercial CMOS IC chipsEquips engineers with the skills to conserve chip layout area and decrease time-to-marketWritten by experts with real-world experience in circuit design and failure analysisDistilled from numerous courses taught by the authors in IC design houses worldwideThe only book to introduce TLU under system-level ESD and EFT testsThis book is essential for practicing engineers involved in IC design, IC design management, system and application design, reliability, and failure analysis. Undergraduate and postgraduate students, specializing in CMOS circuit design and layout, will find this book to be a valuable introduction to real-world industry problems and a key reference during the course of their careers.
*Free conversion of into popular formats such as PDF, DOCX, DOC, AZW, EPUB, and MOBI after payment.

Related Products